(pcb "D:\My Projects\wm_protect\hardware\wmp_monitor\wmp_monitor.dsn" (parser (string_quote ") (space_in_quoted_tokens on) (host_cad "KiCad's Pcbnew") (host_version "4.0.2-stable") ) (resolution um 10) (unit um) (structure (layer F.Cu (type signal) (property (index 0) ) ) (layer B.Cu (type signal) (property (index 1) ) ) (boundary (rect pcb 54517.9 -91467.4 101535 -154788) ) (via "Via[0-1]_1200:800_um") (rule (width 500) (clearance 200.1) (clearance 200.1 (type default_smd)) (clearance 50 (type smd_smd)) ) ) (placement (component Capacitors_ThroughHole:C_Rect_L7.0mm_W2.0mm_P5.00mm (place C1 92710 -132080 front 0 (PN 100n)) (place C3 72390 -118110 front 180 (PN 22p)) (place C4 72390 -137160 front 180 (PN 22p)) ) (component Capacitors_ThroughHole:CP_Radial_D8.0mm_P2.50mm (place C2 95250 -124460 front 90 (PN 100u)) ) (component Pin_Headers:Pin_Header_Straight_1x03_Pitch2.00mm (place D1 97790 -110490 front 270 (PN FS1000A)) ) (component Pin_Headers:Pin_Header_Straight_1x04_Pitch2.54mm (place P1 78740 -97790 front 90 (PN COMMUNICATION)) (place P2 57150 -101600 front 0 (PN I2C_IN)) (place P3 63500 -101600 front 0 (PN I2C_OUT)) ) (component Resistors_ThroughHole:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal (place R1 72390 -111760 front 90 (PN 10K)) ) (component Crystals:Crystal_HC50_Horizontal (place Y1 72390 -125095 front 270 (PN 16MHz)) ) (component Connect:IDC_Header_Straight_10pins (place CON1 76200 -148590 front 0 (PN "AVR-ISP-10")) ) (component "Housings_DIP:DIP-28_W7.62mm_Socket" (place IC1 78740 -104140 front 0 (PN "ATMEGA8A-P")) ) ) (library (image Capacitors_ThroughHole:C_Rect_L7.0mm_W2.0mm_P5.00mm (outline (path signal 100 -1000 1000 -1000 -1000)) (outline (path signal 100 -1000 -1000 6000 -1000)) (outline (path signal 100 6000 -1000 6000 1000)) (outline (path signal 100 6000 1000 -1000 1000)) (outline (path signal 120 -1060 1060 6060 1060)) (outline (path signal 120 -1060 -1060 6060 -1060)) (outline (path signal 120 -1060 1060 -1060 -1060)) (outline (path signal 120 6060 1060 6060 -1060)) (outline (path signal 50 -1350 1350 -1350 -1350)) (outline (path signal 50 -1350 -1350 6350 -1350)) (outline (path signal 50 6350 -1350 6350 1350)) (outline (path signal 50 6350 1350 -1350 1350)) (pin Round[A]Pad_1600_um 1 0 0) (pin Round[A]Pad_1600_um 2 5000 0) ) (image Capacitors_ThroughHole:CP_Radial_D8.0mm_P2.50mm (outline (path signal 100 5250 0 5054.23 -1236.07 4486.07 -2351.14 3601.14 -3236.07 2486.07 -3804.23 1250 -4000 13.932 -3804.23 -1101.14 -3236.07 -1986.07 -2351.14 -2554.23 -1236.07 -2750 0 -2554.23 1236.07 -1986.07 2351.14 -1101.14 3236.07 13.932 3804.23 1250 4000 2486.07 3804.23 3601.14 3236.07 4486.07 2351.14 5054.23 1236.07)) (outline (path signal 120 5340 0 5139.82 -1263.88 4558.88 -2404.04 3654.04 -3308.88 2513.88 -3889.82 1250 -4090 -13.88 -3889.82 -1154.04 -3308.88 -2058.88 -2404.04 -2639.82 -1263.88 -2840 0 -2639.82 1263.88 -2058.88 2404.04 -1154.04 3308.88 -13.88 3889.82 1250 4090 2513.88 3889.82 3654.04 3308.88 4558.88 2404.04 5139.82 1263.88)) (outline (path signal 100 -2200 0 -1000 0)) (outline (path signal 100 -1600 650 -1600 -650)) (outline (path signal 120 1250 4050 1250 -4050)) (outline (path signal 120 1290 4050 1290 -4050)) (outline (path signal 120 1330 4050 1330 -4050)) (outline (path signal 120 1370 4049 1370 -4049)) (outline (path signal 120 1410 4047 1410 -4047)) (outline (path signal 120 1450 4046 1450 -4046)) (outline (path signal 120 1490 4043 1490 -4043)) (outline (path signal 120 1530 4041 1530 980)) (outline (path signal 120 1530 -980 1530 -4041)) (outline (path signal 120 1570 4038 1570 980)) (outline (path signal 120 1570 -980 1570 -4038)) (outline (path signal 120 1610 4035 1610 980)) (outline (path signal 120 1610 -980 1610 -4035)) (outline (path signal 120 1650 4031 1650 980)) (outline (path signal 120 1650 -980 1650 -4031)) (outline (path signal 120 1690 4027 1690 980)) (outline (path signal 120 1690 -980 1690 -4027)) (outline (path signal 120 1730 4022 1730 980)) (outline (path signal 120 1730 -980 1730 -4022)) (outline (path signal 120 1770 4017 1770 980)) (outline (path signal 120 1770 -980 1770 -4017)) (outline (path signal 120 1810 4012 1810 980)) (outline (path signal 120 1810 -980 1810 -4012)) (outline (path signal 120 1850 4006 1850 980)) (outline (path signal 120 1850 -980 1850 -4006)) (outline (path signal 120 1890 4000 1890 980)) (outline (path signal 120 1890 -980 1890 -4000)) (outline (path signal 120 1930 3994 1930 980)) (outline (path signal 120 1930 -980 1930 -3994)) (outline (path signal 120 1971 3987 1971 980)) (outline (path signal 120 1971 -980 1971 -3987)) (outline (path signal 120 2011 3979 2011 980)) (outline (path signal 120 2011 -980 2011 -3979)) (outline (path signal 120 2051 3971 2051 980)) (outline (path signal 120 2051 -980 2051 -3971)) (outline (path signal 120 2091 3963 2091 980)) (outline (path signal 120 2091 -980 2091 -3963)) (outline (path signal 120 2131 3955 2131 980)) (outline (path signal 120 2131 -980 2131 -3955)) (outline (path signal 120 2171 3946 2171 980)) (outline (path signal 120 2171 -980 2171 -3946)) (outline (path signal 120 2211 3936 2211 980)) (outline (path signal 120 2211 -980 2211 -3936)) (outline (path signal 120 2251 3926 2251 980)) (outline (path signal 120 2251 -980 2251 -3926)) (outline (path signal 120 2291 3916 2291 980)) (outline (path signal 120 2291 -980 2291 -3916)) (outline (path signal 120 2331 3905 2331 980)) (outline (path signal 120 2331 -980 2331 -3905)) (outline (path signal 120 2371 3894 2371 980)) (outline (path signal 120 2371 -980 2371 -3894)) (outline (path signal 120 2411 3883 2411 980)) (outline (path signal 120 2411 -980 2411 -3883)) (outline (path signal 120 2451 3870 2451 980)) (outline (path signal 120 2451 -980 2451 -3870)) (outline (path signal 120 2491 3858 2491 980)) (outline (path signal 120 2491 -980 2491 -3858)) (outline (path signal 120 2531 3845 2531 980)) (outline (path signal 120 2531 -980 2531 -3845)) (outline (path signal 120 2571 3832 2571 980)) (outline (path signal 120 2571 -980 2571 -3832)) (outline (path signal 120 2611 3818 2611 980)) (outline (path signal 120 2611 -980 2611 -3818)) (outline (path signal 120 2651 3803 2651 980)) (outline (path signal 120 2651 -980 2651 -3803)) (outline (path signal 120 2691 3789 2691 980)) (outline (path signal 120 2691 -980 2691 -3789)) (outline (path signal 120 2731 3773 2731 980)) (outline (path signal 120 2731 -980 2731 -3773)) (outline (path signal 120 2771 3758 2771 980)) (outline (path signal 120 2771 -980 2771 -3758)) (outline (path signal 120 2811 3741 2811 980)) (outline (path signal 120 2811 -980 2811 -3741)) (outline (path signal 120 2851 3725 2851 980)) (outline (path signal 120 2851 -980 2851 -3725)) (outline (path signal 120 2891 3707 2891 980)) (outline (path signal 120 2891 -980 2891 -3707)) (outline (path signal 120 2931 3690 2931 980)) (outline (path signal 120 2931 -980 2931 -3690)) (outline (path signal 120 2971 3671 2971 980)) (outline (path signal 120 2971 -980 2971 -3671)) (outline (path signal 120 3011 3652 3011 980)) (outline (path signal 120 3011 -980 3011 -3652)) (outline (path signal 120 3051 3633 3051 980)) (outline (path signal 120 3051 -980 3051 -3633)) (outline (path signal 120 3091 3613 3091 980)) (outline (path signal 120 3091 -980 3091 -3613)) (outline (path signal 120 3131 3593 3131 980)) (outline (path signal 120 3131 -980 3131 -3593)) (outline (path signal 120 3171 3572 3171 980)) (outline (path signal 120 3171 -980 3171 -3572)) (outline (path signal 120 3211 3550 3211 980)) (outline (path signal 120 3211 -980 3211 -3550)) (outline (path signal 120 3251 3528 3251 980)) (outline (path signal 120 3251 -980 3251 -3528)) (outline (path signal 120 3291 3505 3291 980)) (outline (path signal 120 3291 -980 3291 -3505)) (outline (path signal 120 3331 3482 3331 980)) (outline (path signal 120 3331 -980 3331 -3482)) (outline (path signal 120 3371 3458 3371 980)) (outline (path signal 120 3371 -980 3371 -3458)) (outline (path signal 120 3411 3434 3411 980)) (outline (path signal 120 3411 -980 3411 -3434)) (outline (path signal 120 3451 3408 3451 980)) (outline (path signal 120 3451 -980 3451 -3408)) (outline (path signal 120 3491 3383 3491 -3383)) (outline (path signal 120 3531 3356 3531 -3356)) (outline (path signal 120 3571 3329 3571 -3329)) (outline (path signal 120 3611 3301 3611 -3301)) (outline (path signal 120 3651 3272 3651 -3272)) (outline (path signal 120 3691 3243 3691 -3243)) (outline (path signal 120 3731 3213 3731 -3213)) (outline (path signal 120 3771 3182 3771 -3182)) (outline (path signal 120 3811 3150 3811 -3150)) (outline (path signal 120 3851 3118 3851 -3118)) (outline (path signal 120 3891 3084 3891 -3084)) (outline (path signal 120 3931 3050 3931 -3050)) (outline (path signal 120 3971 3015 3971 -3015)) (outline (path signal 120 4011 2979 4011 -2979)) (outline (path signal 120 4051 2942 4051 -2942)) (outline (path signal 120 4091 2904 4091 -2904)) (outline (path signal 120 4131 2865 4131 -2865)) (outline (path signal 120 4171 2824 4171 -2824)) (outline (path signal 120 4211 2783 4211 -2783)) (outline (path signal 120 4251 2740 4251 -2740)) (outline (path signal 120 4291 2697 4291 -2697)) (outline (path signal 120 4331 2652 4331 -2652)) (outline (path signal 120 4371 2605 4371 -2605)) (outline (path signal 120 4411 2557 4411 -2557)) (outline (path signal 120 4451 2508 4451 -2508)) (outline (path signal 120 4491 2457 4491 -2457)) (outline (path signal 120 4531 2404 4531 -2404)) (outline (path signal 120 4571 2349 4571 -2349)) (outline (path signal 120 4611 2293 4611 -2293)) (outline (path signal 120 4651 2234 4651 -2234)) (outline (path signal 120 4691 2173 4691 -2173)) (outline (path signal 120 4731 2109 4731 -2109)) (outline (path signal 120 4771 2043 4771 -2043)) (outline (path signal 120 4811 1974 4811 -1974)) (outline (path signal 120 4851 1902 4851 -1902)) (outline (path signal 120 4891 1826 4891 -1826)) (outline (path signal 120 4931 1745 4931 -1745)) (outline (path signal 120 4971 1660 4971 -1660)) (outline (path signal 120 5011 1570 5011 -1570)) (outline (path signal 120 5051 1473 5051 -1473)) (outline (path signal 120 5091 1369 5091 -1369)) (outline (path signal 120 5131 1254 5131 -1254)) (outline (path signal 120 5171 1127 5171 -1127)) (outline (path signal 120 5211 983 5211 -983)) (outline (path signal 120 5251 814 5251 -814)) (outline (path signal 120 5291 598 5291 -598)) (outline (path signal 120 5331 246 5331 -246)) (outline (path signal 120 -2200 0 -1000 0)) (outline (path signal 120 -1600 650 -1600 -650)) (outline (path signal 50 -3100 4350 -3100 -4350)) (outline (path signal 50 -3100 -4350 5600 -4350)) (outline (path signal 50 5600 -4350 5600 4350)) (outline (path signal 50 5600 4350 -3100 4350)) (pin Rect[A]Pad_1600x1600_um 1 0 0) (pin Round[A]Pad_1600_um 2 2500 0) ) (image Pin_Headers:Pin_Header_Straight_1x03_Pitch2.00mm (outline (path signal 100 -500 1000 1000 1000)) (outline (path signal 100 1000 1000 1000 -5000)) (outline (path signal 100 1000 -5000 -1000 -5000)) (outline (path signal 100 -1000 -5000 -1000 500)) (outline (path signal 100 -1000 500 -500 1000)) (outline (path signal 120 -1060 -5060 1060 -5060)) (outline (path signal 120 -1060 -1000 -1060 -5060)) (outline (path signal 120 1060 -1000 1060 -5060)) (outline (path signal 120 -1060 -1000 1060 -1000)) (outline (path signal 120 -1060 0 -1060 1060)) (outline (path signal 120 -1060 1060 0 1060)) (outline (path signal 50 -1500 1500 -1500 -5500)) (outline (path signal 50 -1500 -5500 1500 -5500)) (outline (path signal 50 1500 -5500 1500 1500)) (outline (path signal 50 1500 1500 -1500 1500)) (pin Rect[A]Pad_1350x1350_um 1 0 0) (pin Oval[A]Pad_1350x1350_um 2 0 -2000) (pin Oval[A]Pad_1350x1350_um 3 0 -4000) ) (image Pin_Headers:Pin_Header_Straight_1x04_Pitch2.54mm (outline (path signal 100 -635 1270 1270 1270)) (outline (path signal 100 1270 1270 1270 -8890)) (outline (path signal 100 1270 -8890 -1270 -8890)) (outline (path signal 100 -1270 -8890 -1270 635)) (outline (path signal 100 -1270 635 -635 1270)) (outline (path signal 120 -1330 -8950 1330 -8950)) (outline (path signal 120 -1330 -1270 -1330 -8950)) (outline (path signal 120 1330 -1270 1330 -8950)) (outline (path signal 120 -1330 -1270 1330 -1270)) (outline (path signal 120 -1330 0 -1330 1330)) (outline (path signal 120 -1330 1330 0 1330)) (outline (path signal 50 -1800 1800 -1800 -9400)) (outline (path signal 50 -1800 -9400 1800 -9400)) (outline (path signal 50 1800 -9400 1800 1800)) (outline (path signal 50 1800 1800 -1800 1800)) (pin Rect[A]Pad_1700x1700_um 1 0 0) (pin Oval[A]Pad_1700x1700_um 2 0 -2540) (pin Oval[A]Pad_1700x1700_um 3 0 -5080) (pin Oval[A]Pad_1700x1700_um 4 0 -7620) ) (image Resistors_ThroughHole:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal (outline (path signal 100 1930 1250 1930 -1250)) (outline (path signal 100 1930 -1250 8230 -1250)) (outline (path signal 100 8230 -1250 8230 1250)) (outline (path signal 100 8230 1250 1930 1250)) (outline (path signal 100 0 0 1930 0)) (outline (path signal 100 10160 0 8230 0)) (outline (path signal 120 1870 1310 1870 -1310)) (outline (path signal 120 1870 -1310 8290 -1310)) (outline (path signal 120 8290 -1310 8290 1310)) (outline (path signal 120 8290 1310 1870 1310)) (outline (path signal 120 980 0 1870 0)) (outline (path signal 120 9180 0 8290 0)) (outline (path signal 50 -1050 1600 -1050 -1600)) (outline (path signal 50 -1050 -1600 11250 -1600)) (outline (path signal 50 11250 -1600 11250 1600)) (outline (path signal 50 11250 1600 -1050 1600)) (pin Round[A]Pad_1600_um 1 0 0) (pin Oval[A]Pad_1600x1600_um 2 10160 0) ) (image Crystals:Crystal_HC50_Horizontal (outline (path signal 100 -3075 -2500 -3075 -15860)) (outline (path signal 100 -3075 -15860 7975 -15860)) (outline (path signal 100 7975 -15860 7975 -2500)) (outline (path signal 100 7975 -2500 -3075 -2500)) (outline (path signal 100 0 -2500 0 -1250)) (outline (path signal 100 0 -1250 0 0)) (outline (path signal 100 4900 -2500 4900 -1250)) (outline (path signal 100 4900 -1250 4900 0)) (outline (path signal 100 -3425 -2500 -3425 -2400)) (outline (path signal 100 -3425 -2400 8325 -2400)) (outline (path signal 100 8325 -2400 8325 -2500)) (outline (path signal 100 8325 -2500 -3425 -2500)) (outline (path signal 120 -3275 -2300 -3275 -16060)) (outline (path signal 120 -3275 -16060 8175 -16060)) (outline (path signal 120 8175 -16060 8175 -2300)) (outline (path signal 120 8175 -2300 -3275 -2300)) (outline (path signal 120 0 -2300 0 -1350)) (outline (path signal 120 0 -1350 0 -1350)) (outline (path signal 120 4900 -2300 4900 -1350)) (outline (path signal 120 4900 -1350 4900 -1350)) (outline (path signal 120 -3625 -2300 -3625 -2180)) (outline (path signal 120 -3625 -2180 8525 -2180)) (outline (path signal 120 8525 -2180 8525 -2300)) (outline (path signal 120 8525 -2300 -3625 -2300)) (outline (path signal 50 -4200 1400 -4200 -16800)) (outline (path signal 50 -4200 -16800 9100 -16800)) (outline (path signal 50 9100 -16800 9100 1400)) (outline (path signal 50 9100 1400 -4200 1400)) (pin Round[A]Pad_2300_um 1 0 0) (pin Round[A]Pad_2300_um 2 4900 0) ) (image Connect:IDC_Header_Straight_10pins (outline (path signal 100 -5080 5820 15240 5820)) (outline (path signal 100 -4540 5270 14680 5270)) (outline (path signal 100 -5080 -3280 15240 -3280)) (outline (path signal 100 -4540 -2730 2830 -2730)) (outline (path signal 100 7330 -2730 14680 -2730)) (outline (path signal 100 2830 -2730 2830 -3280)) (outline (path signal 100 7330 -2730 7330 -3280)) (outline (path signal 100 -5080 5820 -5080 -3280)) (outline (path signal 100 -4540 5270 -4540 -2730)) (outline (path signal 100 15240 5820 15240 -3280)) (outline (path signal 100 14680 5270 14680 -2730)) (outline (path signal 100 -5080 5820 -4540 5270)) (outline (path signal 100 15240 5820 14680 5270)) (outline (path signal 100 -5080 -3280 -4540 -2730)) (outline (path signal 100 15240 -3280 14680 -2730)) (outline (path signal 50 -5580 6320 15740 6320)) (outline (path signal 50 15740 6320 15740 -3780)) (outline (path signal 50 15740 -3780 -5580 -3780)) (outline (path signal 50 -5580 -3780 -5580 6320)) (outline (path signal 120 -5330 6070 15490 6070)) (outline (path signal 120 15490 6070 15490 -3530)) (outline (path signal 120 15490 -3530 -5330 -3530)) (outline (path signal 120 -5330 -3530 -5330 6070)) (pin Rect[A]Pad_1727.2x1727.2_um 1 0 0) (pin Oval[A]Pad_1727.2x1727.2_um 2 0 2540) (pin Oval[A]Pad_1727.2x1727.2_um 3 2540 0) (pin Oval[A]Pad_1727.2x1727.2_um 4 2540 2540) (pin Oval[A]Pad_1727.2x1727.2_um 5 5080 0) (pin Oval[A]Pad_1727.2x1727.2_um 6 5080 2540) (pin Oval[A]Pad_1727.2x1727.2_um 7 7620 0) (pin Oval[A]Pad_1727.2x1727.2_um 8 7620 2540) (pin Oval[A]Pad_1727.2x1727.2_um 9 10160 0) (pin Oval[A]Pad_1727.2x1727.2_um 10 10160 2540) ) (image "Housings_DIP:DIP-28_W7.62mm_Socket" (outline (path signal 100 1635 1270 6985 1270)) (outline (path signal 100 6985 1270 6985 -34290)) (outline (path signal 100 6985 -34290 635 -34290)) (outline (path signal 100 635 -34290 635 270)) (outline (path signal 100 635 270 1635 1270)) (outline (path signal 100 -1270 1270 -1270 -34290)) (outline (path signal 100 -1270 -34290 8890 -34290)) (outline (path signal 100 8890 -34290 8890 1270)) (outline (path signal 100 8890 1270 -1270 1270)) (outline (path signal 120 2810 1390 1040 1390)) (outline (path signal 120 1040 1390 1040 -34410)) (outline (path signal 120 1040 -34410 6580 -34410)) (outline (path signal 120 6580 -34410 6580 1390)) (outline (path signal 120 6580 1390 4810 1390)) (outline (path signal 120 -1390 1390 -1390 -34410)) (outline (path signal 120 -1390 -34410 9010 -34410)) (outline (path signal 120 9010 -34410 9010 1390)) (outline (path signal 120 9010 1390 -1390 1390)) (outline (path signal 50 -1700 1700 -1700 -34700)) (outline (path signal 50 -1700 -34700 9300 -34700)) (outline (path signal 50 9300 -34700 9300 1700)) (outline (path signal 50 9300 1700 -1700 1700)) (pin Rect[A]Pad_1600x1600_um 1 0 0) (pin Oval[A]Pad_1600x1600_um 15 7620 -33020) (pin Oval[A]Pad_1600x1600_um 2 0 -2540) (pin Oval[A]Pad_1600x1600_um 16 7620 -30480) (pin Oval[A]Pad_1600x1600_um 3 0 -5080) (pin Oval[A]Pad_1600x1600_um 17 7620 -27940) (pin Oval[A]Pad_1600x1600_um 4 0 -7620) (pin Oval[A]Pad_1600x1600_um 18 7620 -25400) (pin Oval[A]Pad_1600x1600_um 5 0 -10160) (pin Oval[A]Pad_1600x1600_um 19 7620 -22860) (pin Oval[A]Pad_1600x1600_um 6 0 -12700) (pin Oval[A]Pad_1600x1600_um 20 7620 -20320) (pin Oval[A]Pad_1600x1600_um 7 0 -15240) (pin Oval[A]Pad_1600x1600_um 21 7620 -17780) (pin Oval[A]Pad_1600x1600_um 8 0 -17780) (pin Oval[A]Pad_1600x1600_um 22 7620 -15240) (pin Oval[A]Pad_1600x1600_um 9 0 -20320) (pin Oval[A]Pad_1600x1600_um 23 7620 -12700) (pin Oval[A]Pad_1600x1600_um 10 0 -22860) (pin Oval[A]Pad_1600x1600_um 24 7620 -10160) (pin Oval[A]Pad_1600x1600_um 11 0 -25400) (pin Oval[A]Pad_1600x1600_um 25 7620 -7620) (pin Oval[A]Pad_1600x1600_um 12 0 -27940) (pin Oval[A]Pad_1600x1600_um 26 7620 -5080) (pin Oval[A]Pad_1600x1600_um 13 0 -30480) (pin Oval[A]Pad_1600x1600_um 27 7620 -2540) (pin Oval[A]Pad_1600x1600_um 14 0 -33020) (pin Oval[A]Pad_1600x1600_um 28 7620 0) ) (padstack Round[A]Pad_1600_um (shape (circle F.Cu 1600)) (shape (circle B.Cu 1600)) (attach off) ) (padstack Round[A]Pad_2300_um (shape (circle F.Cu 2300)) (shape (circle B.Cu 2300)) (attach off) ) (padstack Oval[A]Pad_1350x1350_um (shape (path F.Cu 1350 0 0 0 0)) (shape (path B.Cu 1350 0 0 0 0)) (attach off) ) (padstack Oval[A]Pad_1600x1600_um (shape (path F.Cu 1600 0 0 0 0)) (shape (path B.Cu 1600 0 0 0 0)) (attach off) ) (padstack Oval[A]Pad_1700x1700_um (shape (path F.Cu 1700 0 0 0 0)) (shape (path B.Cu 1700 0 0 0 0)) (attach off) ) (padstack Oval[A]Pad_1727.2x1727.2_um (shape (path F.Cu 1727.2 0 0 0 0)) (shape (path B.Cu 1727.2 0 0 0 0)) (attach off) ) (padstack Rect[A]Pad_1350x1350_um (shape (rect F.Cu -675 -675 675 675)) (shape (rect B.Cu -675 -675 675 675)) (attach off) ) (padstack Rect[A]Pad_1600x1600_um (shape (rect F.Cu -800 -800 800 800)) (shape (rect B.Cu -800 -800 800 800)) (attach off) ) (padstack Rect[A]Pad_1700x1700_um (shape (rect F.Cu -850 -850 850 850)) (shape (rect B.Cu -850 -850 850 850)) (attach off) ) (padstack Rect[A]Pad_1727.2x1727.2_um (shape (rect F.Cu -863.6 -863.6 863.6 863.6)) (shape (rect B.Cu -863.6 -863.6 863.6 863.6)) (attach off) ) (padstack "Via[0-1]_1200:800_um" (shape (circle F.Cu 1200)) (shape (circle B.Cu 1200)) (attach off) ) ) (network (net GND (pins C1-2 C2-2 C3-2 C4-2 D1-3 P1-1 P2-4 P3-4 CON1-4 CON1-6 CON1-8 CON1-10 IC1-8 IC1-22) ) (net VCC (pins C2-1 D1-2 P1-4 P2-1 P3-1 R1-1 CON1-2 IC1-20 IC1-7) ) (net "Net-(C3-Pad1)" (pins C3-1 Y1-1 IC1-9) ) (net "Net-(C4-Pad1)" (pins C4-1 Y1-2 IC1-10) ) (net "Net-(IC1-Pad4)" (pins P2-2 P3-2 IC1-4) ) (net "Net-(IC1-Pad5)" (pins P2-3 P3-3 IC1-5) ) (net "Net-(C1-Pad1)" (pins C1-1 IC1-21) ) (net "Net-(CON1-Pad1)" (pins CON1-1 IC1-17) ) (net "Net-(CON1-Pad5)" (pins R1-2 CON1-5 IC1-1) ) (net "Net-(CON1-Pad7)" (pins CON1-7 IC1-19) ) (net "Net-(CON1-Pad9)" (pins CON1-9 IC1-18) ) (net "Net-(D1-Pad1)" (pins D1-1 IC1-6) ) (net "Net-(IC1-Pad2)" (pins P1-2 IC1-2) ) (net "Net-(IC1-Pad3)" (pins P1-3 IC1-3) ) (class kicad_default "" GND "Net-(C1-Pad1)" "Net-(C3-Pad1)" "Net-(C4-Pad1)" "Net-(CON1-Pad1)" "Net-(CON1-Pad5)" "Net-(CON1-Pad7)" "Net-(CON1-Pad9)" "Net-(D1-Pad1)" "Net-(IC1-Pad2)" "Net-(IC1-Pad3)" "Net-(IC1-Pad4)" "Net-(IC1-Pad5)" VCC (circuit (use_via Via[0-1]_1200:800_um) ) (rule (width 500) (clearance 200.1) ) ) ) (wiring ) )